



RAJIV GANDHI COLLEGE OF ENGINEERING AND TECHNOLOGY

COMPUTER SCIENCE AND ENGINEERING

ASSIGNMENT - 3

Prepared by: Mohamed. B. Sirajuddeen

Reg No : 22TD0053

Subject Name : Embedded Systems

Subject Code : CST 62

Year/Sem/Sec : 43/56/B

Date of Submission: 10/4/2025

Unit : 3

Teacher's Sign :

Department

Vision

And

Mission

Vision :

Cultivate student as technocrats researchers and entrepreneurs in the field of computer Science and engineering.

Mission :

- The impact quality education in computer science and engineering by means of learning techniques and value-added courses.
- To inculcate professional excellence and research culture by encouraging projects in cutting techniques industry interactions.
- To build leadership, skills ethical values and team works among the students.
- To strengthen the collaboration of departments, and industry internships mentorships and professional body activities.

1. Explain the Thumb instruction set in ARM architecture. How does it differ from the standard ARM instruction set in terms of instruction size, performance and application?

Thumb Instruction Set

- Thumb encodes a subset of the 32-bit ARM instructions into a 16-bit instruction set space.
- Since Thumb has higher performance than ARM on a processor with a 16-bit data bus, but lower performance than ARM on a 32-bit data bus. Use Thumb for memory-constrained systems.
- Thumb has higher code density - the space taken up in memory by an executable program - than ARM.
- For memory constrained embedded systems, for eg mobile phones and PDAs, code density is very important.
- On average, a Thumb implementation of the same code takes up around 30% less memory from the equivalent ARM implementation.
- Even though the Thumb implementation uses more instructions, the overall memory footprint is reduced. Code density was the main driving force for the Thumb instruction set.
- Because it was also designed as a compiler target, rather than for hand-written assembly code, we recommend that you write Thumb-targeted code in a high-level language like C or C++.
- Each Thumb instruction is related to a 32-bit ARM instruction. The simple Thumb ADD instruction being decoded into an equivalent ARM ADD instruction.

Eg: ARM code

ARM divide

; IN: x_0 (value), r_1 (divisor)

; OUT: r_2 (Modulus), r_3 (divide)

MOV $r_3, \#0$

loop

SUBS x_0, x_0, r_1

ADDGE $r_3, r_1, \#1$

BGE loop

ADD r_2, x_0, r_1

$5 \times 4 = 20$ bytes

Thumb code

Thumb divide

; IN: x_0 (value), r_1 (divisor)

; OUT: r_2 (Modulus), r_3 (Divide)

MOV $r_3, \#0$

loop

ADD $r_3, \#1$

SUB x_0, x_0, r_1

BGE loop

SUB $r_3, \#1$

ADD x_2, x_0, r_1

$6 \times 2 = 12$ bytes

→ The thumb instructions available in the THUMB 2 architecture used in the ARMV5TE architecture.

Only the branch relative instruction can be conditionally executed.

→ The limited space available in 16 bit causes the barrel shift operations, ASR, LSL, LSR and ROR to be separate instructions in the Thumb ISA.

Thumb Instruction Set

Mnemonics	THUMB ISA	Description
ADC	V1	add two 32-bit values and carry.
ADD	V1	add two 32-bit values
AND	V1	Logical bitwise AND of two 32 bit values
ASR	V1	Arithmetic shift right
B	V1	Branch relative.
BIC	V1	Logical bit clear (AND NOT) of two 32-bit values
BXPI	V2	Breakpoint instruction.
BL	V1	relative branch with link.
BLX	V2	Branch with link and exchange.
BX	V1	branch with exchange.
CWN	V1	Compare negative two 32-bit value
CMP	V1	Compare two 32-bit integer.
EOR	V1	Logical exclusive OR of two 32-bit values

The comparison between the Thumb and ARM instruction sets in terms of instruction size, performance and application.

1. Instruction Size

Feature	ARM	Thumb
Instruction width	32 bits	16 bits (Thumb-1), mixed 16/32 bits (Thumb-2)
Code density	Lower (larger binaries)	Higher (smaller binaries)

→ ARM uses fixed 32-bit wide instructions.

→ Thumb uses compressed 16-bit instructions, which leads to smaller code size beneficial in systems with limited memory.

2. Performance

Feature	ARM	Thumb Instructions.
Execution Speed	Generally faster	Slightly slower (Thumb-1) comparable (Thumb-2)
Instruction set Richness	Full feature set	Subset (Thumb-1), near-full (Thumb-2)

→ ARM mode allows more complex instructions and full register access, which may lead to higher performance.

→ Thumb-1 trades off some performance and functionality for compactness.

→ Thumb-2 improves this by introducing 32-bit instructions when needed, blending size and performance.

3. Application

Feature	ARM	Thumb
use case	Performance critical system	Memory-constrained systems.
Typical targets	High-end processors (e.g. Cortex-A)	Embedded and low-power systems (e.g. Cortex-M)

→ ARM is typically used in high performance applications like smartphones and embedded Linux systems.

→ Thumb is ideal for deeply embedded systems, microcontroller, and real time applications where memory and power efficiency are key.

2) Why is the Thumb instruction set preferred in embedded systems? Discuss with an example how Thumb mode improves code density while maintaining performance?

The Thumb instruction set preferred in embedded systems

1. Higher code density

→ Thumb instructions are 16-bit, compared to ARM's 32-bit instructions.

→ This means more code fits into the same memory space, which is crucial for embedded systems with limited Flash or ROM.

→ Smaller binaries also reduce cost and power consumption.

2. Power Consumption

Thumb instructions typically requires less power to execute than ARM instructions, which is important in battery-powered embedded systems.

3. Lower power consumption

→ Fetching and decoding smaller 16-bit instructions use less power.

→ This is critical for battery-powered or energy sensitive applications (eg, wearables, IoT devices)

4. Adequate performance for many embedded tasks
→ ~~For~~ Although Thumb (especially Thumb-1) is slightly slower than ARM, many embedded tasks don't need high performance.

→ Thumb-2 used in modern Cortex-M cores, provides a good balance between performance and size.

5. Cost efficiency

→ Smaller memory = cheaper microcontrollers

→ Lower power consumption = cheaper batteries and longer device life.

6. Memory access

Thumb instructions often require fewer memory accesses than ARM instructions, which can improve performance and reduce power consumption.

7. Compiler optimization

Many compilers can optimize code for the Thumb instruction set, which can result in smaller and more efficient code.

8. Efficient use of Instruction cache and Memory Bandwidth

→ More instructions fit in a cache line, and memory fetches are needed.

→ This leads to better instruction cache utilization faster execution in real time systems.

9. Supported by Cortex-M cores

→ ARM Cortex-M processor (widely used in embedded systems) only supported Thumb or Thumb-2, not the full 32-bit ARM instruction set.

→ These processors are optimized for Thumb execution making it the natural choice.

Thumb mode can improve code density while maintaining performance by using 16-bit instructions instead of 32-bit instructions.

Example

assembly

; ARM mode

loop:

LDR R0, [R1]; load value from memory

ADD R0, R0, #1; Increment value

STR R0, [R1]; store value back to memory

CMP R0, #10; Compare values to 10.

BLT loop; Branch if less than 10.

In ARM mode, each instruction is 32 bits long, resulting in a total code size of 20 bytes (5 instructions $\times$ 4 bytes per instruction)

Code size Comparison: ARM vs Thumb

Mode	Instruction Set	Typical code size	Instruction count
ARM	32-bit	~ 12 bytes	3 instructions
Thumb	16-bit	~ 6 bytes	3 instructions

Even though both may execute similar instructions the Thumb instructions ~~are~~ ^{are} half the size resulting in 50% reduction in cost size.

Performance maintenance

Despite the reduced code size, the performance of the loop remains the same. This is because the instructions are still executed in the same order and with the same functionality.

Benefits

- Reduced memory usage.
- Improved cache performance
- lower power consumption.
- Tighter, more efficient binaries.

3. Write an ARM Thumb assembly code to perform the following operation.

$$R0 = (R1 + R2) - (R3 \times R4) \quad R0 = (R1 + R2) - (R3 \text{ times } R4)$$

$R0 = (R1 + R2) - (R3 \times R4)$, Explain the instruction sequence and how Thumb mode optimizes execution.

$$R0 = (R1 + R2) - (R3 \times R4)$$

ADD R5, R1, R2 ; R5 = R1 + R2

MUL R6, R3, R4 ; R6 = R3 × R4

SUB R0, R5, R6 ; R0 = R5 - R6

explanation

→ Add computes $R1 + R2$ and stores the result in R5.

→ MUL multiplies $R3 \times R4$ and store the result in R6.

→ SUB subtracts the result of multiplication from the addition and stores the final result in R0.

$$R0 = (R1 + R2) - (R3 \text{ times } R4)$$

push {R5, R6} ; save temporary registers

ADD R5, R1, R2 ; R5 = R1 + R2

MUL R6, R3, R4 ; R6 = R3 × R4

SUB R0, R5, R6 ; $R0 = (R1 + R2) - (R3 \times R4)$

POP {R5, R6} ; Restore temporary register.

constraints

- R0 - R7 only in thumb-1 instructions.
- MUL is available and operates on low registers (R0 - R4)
- If R5 and R6 are used for other purpose you may need to save / restore them.

$$R0 = (R1 + R2) - (R3 \times R4)$$

ADD R5, R1, R2 ; $R5 = R1 + R2$

MUL R6, R3, R4 ; $R6 = R3 \times R4$

SUB R0, R5, R6 ; $R0 = R5 - R6$

Explanation

- ADD R5, R1, R2 → Adds R1 and R2, stores in temporary register R5.
- MUL R6, R3, R4 → Multiplies R3 and R4, stores in temporary register R5.
- ~~ADD~~ SUB R0, R5, R6 → subtracts the product from the sum and stores final result in R0.

Thumb Mode optimization

Thumb mode is a compact 16-bit instruction set for ARM processors, designed for better code density and performance in memory-constrained environments.

1. Smaller instruction size (16 bit vs 32-bit)

- Saves memory space - more instructions fit in the same ROM / RAM
- Reduces instruction fetch time from flash or memory.

2. Faster fetch - decode cycles

- Smaller instructions mean the CPU can fetch more instructions per memory read.
- Improves throughput, especially for low power or low frequency cores.

3. Efficient for low power devices

Less memory access = less power consumed.

4. Low register usage (R0 - R7)

- Thumb-1 times most instructions to use low registers.
- Keeps the instruction encoding short and simple.

5. Hardware Support

- Many microcontrollers (like ARM CORTEX M0/M3) are optimized specifically for Thumb, not full ARM).
- Thumb is often the default execution mode in microcontrollers.

4. What is Software Interrupt (SWI) Instruction in Thumb code? How was it used to implement system calls?

Provide an example showing how SWI is used to invoke an OS service.

The Thumb Software Interrupt (SWI) instruction causes a software interrupt execution.

If any interrupt or exception flag is raised in thumb state, the processor automatically retreats back to ARM state to handle the exception.

Syntax

SWI Immediate

SWI	Software Interrupt	$br - svc = \text{address of instruction following the SWI}$ $SPSR = SVC = CPSR$ $PC = \text{vector} + 0 \times 3$ $CPSR \text{ mode} = SVC$ $CPSR I = 1$ (mask IRQ interrupts) $CPSR T = 0$ (ARM state).
-----	--------------------	--

Implement system calls

1. User code Issues a system call:

→ The user program wants to access a privileged operation like reading a file or allocating memory.
 $SVC \# <imm8>$

→ The immediate value (like #0, #1 etc) tells the OS which system call is being requested,

2. Processor Trigger SWI exception

When the CPU executes the SVC instruction:

↳ It switches to supervisor mode (a privileged mode)

→ It saves the context (eg PC, CPSR, on the stack)

→ It jumps to the SVC handler address (defined in the vector table)

3. SVC handler in the kernel executes

The SVC handler reads the immediate value from the instruction to identify the system call.

→ It also reads any arguments passed (usually in registers like r0, r1, etc)

→ Then it executes the corresponding system call function

4. Return the user mode

→ The handler restore the saved context.

→ Execution returns to user mode, continuing from the instruction after SVC.

Example

The processor goes from thumb state to ARM state after execution.

PRE

CPSR = NZCVqifT - USER

PC = 0x00030006

L = 0x003fffff ; lr = r14

R0 = 0x12

0x00080000 SWI 0x45

POST

CPSR = NZCVqifT - SVC

SPSR = NZCVqifT - USER

PC = 0x00000008

lr = 0x0008002

R0 = 0x12

SWI assembly code

MOV R0, #1 ; system call number (eg: print)

MOV R1, #42 ; Argument (eg: number to print)

SVC #0 ; trigger the system call

SWI is used to Invoke an OS Service

AREA Reset, CODE, READONLY
ENTRY

Start

```
MOV    R0, # 'A' ; Load ASCII 'A' into R0
SWI    0x01 ; software interrupt to call OS
                service # 0x01
        B
        END
```

Explanation

→ MOV R0, # 'A'
Load the ASCII value for 'A' into register R0.

→ SWI 0x01

Triggers a software interrupt. The processor:

- ✓ Switches to supervisor mode
- ✓ Saves the current context (eg: PC, CPSR)
- ✓ Jump to the SWI handler defined in the OS.

→ The SWI handler (in the OS kernel) checks the immediate value (0x01) and knows to:

- ✓ Read R0
- ✓ Output the character 'A' to the console or UART

— After handling, the OS restores context and returns control to user code.

- b) Write short notes on single Register load and store Instruction and Multiple Register load and store Instruction in Thumb with appropriate example.

Single Register Load-store Instructions

- The thumb instruction set supports load and storing registers, or LDR and STR
- These instructions use two preindexed addressing mode: offset by register and offset by immediate.

Syntax:

$\langle \text{LDR} \mid \text{STR} \rangle \{ \langle \text{B} \mid \text{H} \rangle \} \text{Rd}, [\text{Rn}, \# \text{immediate}]$

$\text{LDR} \{ \langle \text{H} \mid \text{SB} \mid \text{SH} \rangle \} \text{Rd}, [\text{Rn}, \text{Rm}]$

$\text{STR} \{ \langle \text{B} \mid \text{H} \rangle \} \text{Rd}, [\text{Rn}, \text{Rm}]$

$\text{LDR} - \text{PC}, [\text{PC}, \# \text{immediate}]$

$\langle \text{LDR} \mid \text{STR} \rangle \text{Rd}, [\text{SP}, \# \text{immediate}]$

Addressing modes

Type	Syntax
Load /store register base register + offset Relative	$[\text{Rn}, \text{Rm}]$ $[\text{Rn}, \# \text{immediate}]$ $[\text{pc} \mid \text{sp}, \# \text{immediate}]$

LDR	Load word into a register	$Rd \leftarrow \text{mem}_{32}[\text{address}]$
STR	Save word from a register	$Rd \leftarrow \text{mem}_{32}[\text{address}]$
LDRB	Load byte into a register	$Rd \leftarrow \text{mem}_8[\text{address}]$
STRB	Save byte from a register	$Rd \leftarrow \text{mem}_8[\text{address}]$
LDRH	Load halfword into a register	$Rd \leftarrow \text{mem}_{16}[\text{address}]$
STRH	Save halfword into a register	$Rd \rightarrow \text{mem}_{16}[\text{address}]$
LDRSB	Load signed byte into a register	$Rd \leftarrow \text{sign_Extend}(\text{mem}_8[\text{address}])$
LDRSH	Load signed halfword into a register	$Rd \leftarrow \text{sign_Extend}(\text{mem}_{16}[\text{address}])$

Example

The two thumb instructions that use a pre index addressing mode. Both use the same pre-condition.

PRE

$$\begin{aligned} \text{mem}_{32}[0x9000] &= 0x00000001 \\ \text{mem}_{32}[0x9001] &= 0x00000002 \\ \text{mem}_{32}[0x9002] &= 0x00000003 \\ r_0 &= 0x00000000 \\ r_1 &= 0x00009000 \\ r_4 &= 0x00000004 \\ \text{LDR } r_0, [r_1, r_4]; \text{ register} \end{aligned}$$

POST

$$\begin{aligned} r_0 &= 0x00000002 \\ r_1 &= 0x00090000 \\ r_4 &= 0x00000004 \\ \text{LDR } r_0, [r_1, \#0x4]; \text{ immediate} \\ \text{POST } r_0 &= 0x00000002 \end{aligned}$$

Both instructions carry out the same operation.

The only difference is the second LDR uses a fixed offset, whereas the first one depends on the value in register R_4 .

Multiple Register Load-store Instructions

→ The Thumb versions of the load-store multiple instructions are reduced forms of the ARM load-store multiple instructions.

→ The only supported increment after (IA) addressing mode.

Syntax

$\langle \text{LDM} \mid \text{STM} \rangle \text{IA } R_n!, \{ \text{low register list} \}$

DMIA	Load multiple registers	$\{Rd\}^N \leftarrow \text{mem32}[R_n + 4 \times N], R_n = R_n + 4 \times N$
STMIA	Store multiple registers	$\{Rd\}^N \rightarrow \text{mem32}[R_n + 4 \times N], R_n = R_n + 4 \times N$

→ Here N is the number of registers in the list of registers.

→ These instructions always update the base register.

→ R_n after execution.

→ The base register and list of registers are limited to the low registers R_0 to R_7 .

Example

The saved registers r_1 to r_3 to memory addresses $0x9000$ to $0x900C$. It also updates base register r_4 .

PRE

$$r_1 = 0x00000001$$

$$r_2 = 0x00000002$$

$$r_3 = 0x00000003$$

$$r_4 = 0x9000$$

$$\text{STMA } r_4! = \{r_1, r_2, r_3\}$$

POST

$$\text{mem } 32 [0x9000] = 0x00000001$$

$$\text{mem } 32 [0x9004] = 0x00000002$$

$$\text{mem } 32 [0x9008] = 0x00000003$$

$$r_4 = 0x900c$$